MARC details
| 000 -LEADER |
|---|
| fixed length control field |
03794cam a22003018i 4500 |
| 001 - CONTROL NUMBER |
|---|
| control field |
20349338 |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20200103145441.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
180207s2018 nju b 001 0 eng |
| 010 ## - LIBRARY OF CONGRESS CONTROL NUMBER |
|---|
| LC control number |
2018005487 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9781119282662 (cloth) |
| 040 ## - CATALOGING SOURCE |
|---|
| Original cataloging agency |
DLC |
| Language of cataloging |
eng |
| Description conventions |
rda |
| Transcribing agency |
DLC |
| 042 ## - AUTHENTICATION CODE |
|---|
| Authentication code |
pcc |
| 050 00 - LIBRARY OF CONGRESS CALL NUMBER |
|---|
| Classification number |
TK7895.G36 |
| Item number |
C4835 2018 |
| 082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
621.395 CHU-P |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Chu, Pong P |
| 245 10 - TITLE STATEMENT |
|---|
| Title |
FPGA prototyping by system VERILOG examples : |
| Name of part/section of a work |
Xilinx MicroBlaze MCS SoC / |
| Statement of responsibility, etc. |
Pong P. Chu |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) |
|---|
| Place of publication, distribution, etc. |
New Jersey |
| Name of publisher, distributor, etc. |
Wiley |
| Date of publication, distribution, etc. |
2018 |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
615 p. |
| 365 ## - TRADE PRICE |
|---|
| Price type code |
USD |
| Price amount |
109.95. |
| 500 ## - GENERAL NOTE |
|---|
| General note |
This is the successor edition of the popular FPGA Prototyping by Verilog Examples text. It follows the same “learning-by-doing” approach to teach the fundamentals and practices of HDL synthesis and FPGA prototyping. The new edition uses a coherent series of examples to demonstrate the process to develop sophisticated digital circuits and IP (intellectual property) cores, integrate them into an SoC (system on a chip) framework, realize the system on an FPGA prototyping board, and verify the hardware and software operation. The examples start with simple gate-level circuits, progress gradually through the RT (register transfer) level modules, and lead to a functional embedded system with custom I/O peripherals and hardware accelerators. Although it is an introductory text, the examples are developed in a rigorous manner, and the derivations follow the strict design guidelines and coding practices used for large, complex digital systems.<br/><br/>The book is completely updated and uses the SystemVerilog language, which “absorbs” the Verilog language. It presents the hardware design in the SoC context and introduces the hardware-software co-design concept. Instead of treating examples as isolated entities, the book integrates them into a single coherent SoC platform that allows readers to explore both hardware and software “programmability” and develop complex and interesting embedded system projects. The new edition:<br/><br/>Adds four general-purpose IP cores, which are multi-channel PWM (pulse width modulation) controller, I2C controller, SPI controller, and XADC (Xilinx analog-to-digital converter) controller.<br/>Introduces a music synthesizer constructed with a DDFS (direct digital frequency synthesis) module and an ADSR (attack-decay-sustain-release) envelope generator.<br/>Expands the original video controller into a complete stream based video subsystem that incorporates a video synchronization circuit, a test-pattern generator, an OSD (on-screen display) controller, a sprite generator, and a frame buffer.<br/>Provides a detailed discussion on blocking and nonblocking statements and coding styles.<br/>Describes basic concepts of software-hardware co-design with Xilinx MicroBlaze MCS soft-core processor.<br/>Provides an overview of bus interconnect and interface circuit.<br/>Presents basic embedded system software development.<br/>Suggests additional modules and peripherals for interesting and challenging projects.<br/>FPGA Prototyping by SystemVerilog Examples makes a natural companion text for introductory and advanced digital design courses and embedded system courses. It also serves as an ideal self-teaching guide for practicing engineers who wish to learn more about this emerging area of interest. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Field programmable gate arrays |
| General subdivision |
Design and construction. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
Prototypes, Engineering. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Topical term or geographic name as entry element |
VHDL (Computer hardware description language) |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Relationship information |
Online version: |
| Main entry heading |
Chu, Pong P., 1959- author. |
| Title |
FPGA prototyping by systemVERILOG examples. |
| Place, publisher, and date of publication |
Hoboken, NJ, USA : Wiley, 2018 |
| International Standard Book Number |
9781119282693 |
| Record control number |
(DLC) 2018006519 |
| 906 ## - LOCAL DATA ELEMENT F, LDF (RLIN) |
|---|
| a |
7 |
| b |
cbc |
| c |
orignew |
| d |
1 |
| e |
ecip |
| f |
20 |
| g |
y-gencatlg |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Source of classification or shelving scheme |
Dewey Decimal Classification |
| 955 ## - COPY-LEVEL INFORMATION (RLIN) |
|---|
| Book number/undivided call number, CCAL (RLIN) |
rk09 2018-02-07 |
| Copy status, CST (RLIN) |
rk09 2018-02-07 |
| 952 ## - LOCATION AND ITEM INFORMATION (KOHA) |
|---|
| Withdrawn status |
|
| 952 ## - LOCATION AND ITEM INFORMATION (KOHA) |
|---|
| Withdrawn status |
|
