Digital logic design / (Record no. 65532)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 01578nam a22002057a 4500 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 200610b2015 ||||| |||| 00| 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9789381695562 |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.38153 SHE-J |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Shekhar, Jayant |
| 245 ## - TITLE STATEMENT | |
| Title | Digital logic design / |
| Statement of responsibility, etc. | Jayant Shekar, Khaleel Ahmad and Nadeem Ahmad |
| 250 ## - EDITION STATEMENT | |
| Edition statement | 2nd ed., |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication, distribution, etc. | India |
| Name of publisher, distributor, etc. | Global Academic Publishers |
| Date of publication, distribution, etc. | 2015 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | 342 p. |
| 365 ## - TRADE PRICE | |
| Price type code | INR |
| Price amount | 295.00. |
| 500 ## - GENERAL NOTE | |
| General note | The present book is comprehensive study of Digital Logic Design. It is designed for the students, teachers and research scholars of Computer science and Engineering, Information Technology, Electronics and Communication Engineering, Electrical Engineering, BCA, B.Sc., M.Sc., IETE and AMIE. It provides a new paradigm for the teaching of the subject. The entire book is divided into nine chapters. The topics covered in the book are - the binary codes suitable for representing information in digital systems; the basic and universal gates; the formal procedure for analysis and design of combinational circuits; the outlines of flip-flop like S-R flip-flop, D-flip-flop, J-K Flip Flop, master slave J K flip flop; the various types of registers viz SISO, SIPO, PISO, PIPO; outline of logic families such as DTL, RTL, TTL, MOS, CMOS and I2L; the RAM, ROM, PLD PLA, PAL, RTL, ASM; formal procedures of analysis and design for asynchronous sequential circuits and the brief history of analog and digital computer |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Digital electronics |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Logic design |
| 700 ## - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Ahmad, Khaleel |
| 700 ## - ADDED ENTRY--PERSONAL NAME | |
| Personal name | Ahmad, Nadeem |
| 952 ## - LOCATION AND ITEM INFORMATION (KOHA) | |
| Withdrawn status | |
| Lost status | Source of classification or shelving scheme | Damaged status | Not for loan | Collection code | Home library | Current library | Shelving location | Date acquired | Cost, normal purchase price | Total Checkouts | Full call number | Barcode | Date last seen | Date last checked out | Price effective from | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Dewey Decimal Classification | 621 | BITS Pilani Hyderabad | BITS Pilani Hyderabad | General Stack (For lending) | 10/06/2020 | 295.00 | 1 | 621.38153 SHE-J | 41394 | 11/06/2025 | 29/05/2025 | 10/06/2020 | Books |