Library Working Hours During Recess
Monday to Friday	09:00 AM - 07:00 PM
Saturday	09:00 AM - 05:00 PM
Sundays & Holidays	Closed

Image from Amazon.com

Normal view MARC view ISBD view

FSM-based digital design using Verilog HDL Peter Minns and Ian Elliott.

By:

Contributor(s):

Material type: Text

TextLanguage: ENG Publication details: Chichester J. Wiley & Sons 2008Edition: Description: 391ISBN:

Subject(s):

DDC classification:

Summary:

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Shelving location	Call number	Status	Date due	Barcode	Item holds
Books	BITS Pilani Hyderabad	003-007	General Stack (For lending)	004.33 MIN-P (Browse shelf(Opens below))	Checked out	14/01/2025	11067

Total holds: 0

Previous					No cover image available			Next
Previous	004.256 BAR-S Embedded systems design and applications with the 68HC12 and HCS12 /	004.3 BUY-R High performance cluster computing : architectures and systems /	004.3 MIN-M The definitive guide to spring batch : modern finite batch processing in the cloud /	004.33 MIN-P FSM-based digital design using Verilog HDL	004.33 PRA-K Embedded/ real-time systems: concepts, design and programming /	004.33 URQ-J Flow architectures : the future of streaming and event-driven integration /	004.35 GAU-A Parallel computing : concepts and applications /	Next

There are no comments on this title.

to post a comment.