Image from Amazon.com
Text| Item type | Current library | Collection | Shelving location | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|---|
Books
|
BITS Pilani Hyderabad | 621 | General Stack (For lending) | 621.392 PED-V (Browse shelf(Opens below)) | Available | 4525 |
Total holds: 0
Browsing BITS Pilani Hyderabad shelves, Shelving location: General Stack (For lending), Collection: 621 Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.392 NAV-Z Verilog digital system design: register transfer level synthesis, testbench and verification / | 621.392 NAV-Z VHDL : modular design and synthesis of cores and systems / | 621.392 PAD-T Design through verilog HDL / | 621.392 PED-V Digital electronics and design with VHDL / | 621.392 RAM-S VHDL : modeling for digital design synthesis / | 621.392 ROT-C Principles of digital systems design using VHDL / | 621.392 ROT-C Digital systems design using Verilog / |
There are no comments on this title.
Log in to your account to post a comment.