System Verilog for design : a guide to using system verilog for hardware design and modeling / Stuart Sutherland, Simon Davidmann and Peter Flake
Material type:
- 9780387333991 (alk. paper)
- 0387333991 (alk. paper)
- 621.392 SUT-S
- TK7885.7 .S875 2006
Total holds: 0
Includes bibliographical references and index.
There are no comments on this title.
Log in to your account to post a comment.